NPTEL Video Course : NOC:Design and Analysis of VLSI Subsystems


Lecture 31 - Logical effort and Parasitic delay for different gates

            


DIGIMAT Digital Learning Platform